WHAT IS CLAIMED IS:

- 1 1. An electronic package comprising at least one semiconductor chip mounted on
- 2 an organic substrate, said at least one semiconductor chip having edge portions forming
- at least one corner point; said organic substrate having edge portions forming at least
- 4 two corner points at distal edge portions thereof, whereby said at least one corner point
- of said at least one semiconductor chip is angularly rotated about a z-axis through a
- 6 neutral point relative to said at least two corner points of said substrate substantially
- 7 subtending a predetermined angular displacement between the corner points of said
- 8 substrate and the at least one corner point of said at least one semiconductor chip so as
- 9 to reduce warpage between said at least one semiconductor chip and said organic
- substrate caused by thermally-induced stresses generated therebetween at said corner
- 11 points.
 - 1 2. An electronic package as claimed in Claim 1, wherein at least one solder joint
 - 2 array corner point is provided between said at least corner point of said at least one
 - 3 semiconductor chip and said organic substrate, said at least one solder joint array corner
 - 4 point being in superimposed alignment with said at least one corner point of said at least
 - 5 one semiconductor chip.
 - 1 3. An electronic package as claimed in Claim 1, wherein said at least one corner
 - 2 point on said at least one semiconductor chip is rotated in the z-axis through said neutral
 - 3 point from at least one corner point on said organic substrate by an angular
 - 4 displacement of about 45°.
 - 1 4. An electronic package as claimed in Claim 1, wherein a thermally curable
 - 2 adhesive underfill material is provided between said at least one semiconductor chip
 - 3 and said organic substrate, whereby cooling of said underfill material or thermal cycling

- 4 of said electronic package generates stresses causing warpage between the components
- 5 of said package.
- 1 5. An electronic package as claimed in Claim 1, wherein said at least one
- 2 semiconductor chip comprises silicon having a coefficient of thermal expansion of
- 3 about 3ppm./°C.
- 1 6. An electronic package as claimed in Claim 1, wherein said organic substrate
- 2 comprises an epoxy having a coefficient of thermal expansion of about 18 ppm/°C.
- 1 7. An electronic package as claimed in Claim 3, wherein said neutral point
- 2 coincides with a center point of said at least one semiconductor chip, and a maximum
- 3 bending shear deformation of said electronic package occurs at least at one corner point
- 4 of said organic substrate distant from said neutral point (DNP).
- 1 8. A method of forming an electronic package, comprising:
- 2 providing at least one semiconductor chip having edge portions forming at least
- 3 one corner point;
- 4 providing an organic substrate having edge portions forming at least two corner
- 5 points at distal edge portions thereof;
- and mounting said at least one semiconductor chip in surface-to-surface
- 7 engagement on said organic substrate such that said at least one corner point of
- 8 said at least one semiconductor chip is rotated about a z-axis through a neutral
- 9 point relative to said at least two corner points of said substrate subtending a
- predetermined angular displacement between the corner points of said organic
- substrate and the at least one corner point of said at least one semiconductor chip
- so as to reduce warpage between said at least one semiconductor chip and said
- organic substrate caused by thermally-induced stresses generated therebetween
- 14 at said corner points.

- 1 9. A method as claimed in Claim 8, wherein at least one solder joint array corner
- 2 point is provided between said at least corner point of said at least one semiconductor
- 3 chip and said organic substrate, said at least one solder joint array corner point being in
- 4 superimposed alignment with said at least one corner point of said at least one
- 5 semiconductor chip.
- 1 10. A method as claimed in Claim 8, wherein said at least one corner point on said
- 2 at least one semiconductor chip is rotated about in the z-axis through said neutral point
- 3 from at least one corner point on said organic substrate by an angular displacement of
- 4 about 45°.
- 1 11. A method as claimed in Claim 8, wherein a thermally curable adhesive underfill
- 2 material is provided between said at least one semiconductor chip and said organic
- 3 substrate, whereby cooling of said underfill material or thermal cycling of said
- 4 electronic package generates stresses causing warpage between the components of said
- 5 package.
- 1 12. A method as claimed in Claim 8, wherein said at least one semiconductor chip
- 2 comprises silicon having a coefficient of thermal expansion of about 3ppm./°C.
- 1 13. A method as claimed in Claim 8, wherein said organic substrate comprises an
- 2 epoxy having a coefficient of thermal expansion of about 18 ppm/°C.
- 1 14. A method as claimed in Claim 10, wherein said neutral point coincides with a
- 2 center point of said at least one semiconductor chip, and a maximum bending shear
- 3 deformation of said electronic package occurs at least at one corner point of said
- 4 organic substrate distant from said neutral point (DNP).
- 1 15. An electronic package comprising at least one rectangular semiconductor chip
- 2 mounted on an organic substrate, said at least one semiconductor chip having edge

- 3 portions forming corner points; said organic substrate having edge portions forming at
- 4 least two corner points at distal edge portions thereof, the corner points of said at least
- 5 one semiconductor chip being angularly rotated about a z-axis extending through a
- 6 neutral point located at the center of said at least one rectangular semiconductor chip
- 7 relative to said at least two corner points of said substrate substantially subtending a
- 8 predetermined angular displacement between the corner points of said substrate and the
- 9 corner points of said at least one semiconductor chip so as to reduce warpage between
- 10 said at least one semiconductor chip and said organic substrate caused by thermally-
- induced stresses generated therebetween at said corner points.
 - 1 16. An electronic package as claimed in Claim 15, wherein solder joint array corner
- 2 points are provided between said corner points of said at least one semiconductor chip
- 3 and said organic substrate, said solder joint array corner points being in superimposed
- 4 alignment with said corner point of said at least one semiconductor chip.
- 1 17. An electronic package as claimed in Claim 15, wherein said corner points on
- 2 said at least one semiconductor chip are rotated about the z-axis about a neutral point
- 3 from the corner points said organic substrate by an angular displacement of about 45°.
- 1 18. An electronic package as claimed in Claim 15, wherein a thermally curable
- 2 adhesive underfill material is provided between said at least one semiconductor chip
- 3 and said organic substrate, whereby cooling of said underfill material or thermal cycling
- 4 of said electronic package generates stresses causing warpage between the components
- 5 of said package.
- 1 19. An electronic package as claimed in Claim 15, wherein said at least one
- 2 semiconductor chip comprises silicon having a coefficient of thermal expansion of
- 3 about 3ppm./°C.

- 1 20. An electronic package as claimed in Claim 15, wherein said organic substrate
- 2 comprises an epoxy having a coefficient of thermal expansion of about 18 ppm/°C.